

WHAT IS CLAIMED IS:

- 1 1. A semiconductor device comprising:
2 a first dielectric layer defining a copper containing feature; and
3 a thin stop layer formed on said first dielectric layer, said copper containing feature
4 substantially free of damage resulting from forming an opening through said thin stop layer and a
5 dielectric layer covering said thin stop layer.
- 1 2. The semiconductor device of claim 1 wherein said thin stop layer has a thickness less
2 than 300Å.
- 1 3. The semiconductor device of claim 1, wherein said thin stop layer has a thickness of
2 about 100Å.
- 1 4. The semiconductor device of claim 1 wherein damage to said copper containing feature is
2 limited to a recess of less than about 150Å in the copper at the at via bottom.
- 1 5. The semiconductor device of claim 1 wherein said thin stop layer is multilayered.
- 1 6. The semiconductor device of claim 1 wherein said thin stop layer comprises an organic
2 material.
- 1 7. The semiconductor device of claim 1 wherein said thin stop layer contains a metal.

1 8. The semiconductor device of claim 1 wherein said thin stop layer includes at least one of
2 the materials selected from the group consisting of SiC, SiCN, SiCO, SiN, SiO, SiOCH, and
3 combinations thereof.

1 9. A semiconductor device comprising an upper level of metallization covering a lower
2 level of metallization which is substantially free of damage, said device comprising:

3 a substrate having a top surface, said top surface defining said lower level of
4 metallization;

5 an etch stop layer having a thickness of less than 300Å deposited on top of said lower
6 level of metallization;

7 a patterned layer of IMD (inter-metal dielectric) covering and in contact with said etch
8 stop layer, said patterned layer of IMD defining a layout for said upper layer of metallization,
9 said layout further including at least one area, where said layer of IMD and said etch stop layer
10 are completely etched through said lower level of metallization substantially damage free; and

11 a metal layer filling said layout etched in said IMD layer forming said upper layer of
12 metallization and in contact with said lower level of metallization.

1 10. The semiconductor device of claim 9 wherein said etch stop layer has a thickness of less
2 than about 300Å.

1 11. The semiconductor device of claim 9 wherein said etch stop layer has thickness of about
2 100Å.

1 12. The semiconductor device of claim 9 wherein said etch stop layer is multilayered.

1 13. The semiconductor device of claim 9 wherein said etch stop layer includes an organic
2 material.

1 14. The semiconductor device of claim 9 wherein said etch stop layer contains a metal.

1 15. The semiconductor device of claim 9 wherein said layer of etch stop layer comprises at
2 least one of the materials selected from the group consisting of SiC, SiCN, SiCO, SiN, SiO and
3 SiOCH.

1 16. The semiconductor device of claim 9 wherein said lower level of metallization comprises
2 copper.

1 17. The semiconductor device of claim 9 wherein said metal layer filling said layout etched
2 in said IMD layer comprises copper.

1 18. The semiconductor device of claim 9 wherein said substrate includes a dielectric layer
2 and wherein said lower level of metallization is defined by a trench in said dielectric layer and
3 further comprising a first metal seed layer on the bottom and side walls of said trench and a
4 metal filling said trench.

1 19. The semiconductor device of claim 18 comprising a second metal seed layer between
2 said first metal seed layer and said metal filling said trench.

1 20. The semiconductor device of claim 18 wherein said first metal seed layer is selected from
2 the group consisting of copper, aluminum, gold, silver, tungsten and tantalum nitride.

1 21. The semiconductor device of claim 18 wherein at least one of said first and second metal
2 seed layers are selected from the group consisting of copper, aluminum, gold, silver, tungsten
3 and tantalum nitride.

1 22. The semiconductor device of claim 18 wherein said first and second metal seed layers are
2 made from the same metal.

1 23. The semiconductor device of claim 17 wherein said metal filling said trench comprises
2 copper.

1 24. A method for processing a semiconductor structure defining a metallization layer which
2 results in said metallization layer being substantially free of damage comprising the steps of:
3 capping a top surface of said semiconductor structure that defines said metallization layer
4 with a thin stop layer;
5 forming a layer of dielectric over said layer of thin stop, said layer of dielectric defining
6 at least one area where said thin stop layer is exposed; and
7 removing said exposed thin stop layer to expose a top surface of said metallization layer
8 which is substantially free of damage.

1 25. The method of claim 24 wherein said step of forming a layer of dielectric comprises
2 forming a patterned layer of dielectric according to a patterned layer of resist, said patterned
3 layer of dielectric defining a layout for an upper layer of metallization, and said step of removing
4 further comprises removing said patterned layer of resist.

1 26. The method of claim 24 wherein said thin stop layer is deposited to a thickness of less
2 than about 300Å.

1 27. The method of claim 24 wherein said thin stop layer is deposited to a thickness of about
2 100Å.

1 28. The method of claim 25 further comprising the step of filling said layout etched in said
2 dielectric layer with a conductive metal, such as copper.

1 29. The method of claim 24 wherein said thin stop layer is an organic material.

1 30. The method of claim 24 wherein said thin stop layer contains a metal.

1 31. The method of claim 24 wherein said thin stop layer comprises at least one of the
2 materials selected from the group consisting of SiC, SiCN, SiCO, SiN, SiO, SiOCH, and
3 combinations thereof.

1 32. The method of claim 24 wherein said thin stop layer is multilayered.

1 33. The method of claim 24 wherein said thin stop layer is deposited by at least one of the
2 processes selected from the group consisting of PVD (Plasma Vapor Deposition), CVD
3 (Chemical Vapor Deposition), ALD (Atomic Layer Deposition), and Ion Beam Deposition.

1 34. The method of claim 24 wherein said thin stop layer is deposited at a temperature of
2 between about 200°C and about 500°C.

1 35. The method of claim 24 further comprising the following steps for forming said
2 semiconductor substrate:

3 depositing a dielectric layer;

4 forming a trench in said dielectric layer;

5 forming a metal seed layer over the dielectric layer with said trenches; and

6 depositing a metal in said trench.

1 36. The method of claim 35 further comprising forming a barrier layer over the surface of
2 said trench prior to forming said seed layer.

1 37. The method of claim 36 wherein said barrier layer includes at least one of the materials
2 selected from the group consisting of Ta, TaN, Ti, TiN, and combinations thereof.

1 38. The method of claim 37 wherein said step of forming a metal seed layer comprises the
2 step of forming a first metal seed layer and then forming a second metal seed layer over said first
3 seed layer.

1 39. The method of claim 38 wherein the surface of said second metal seed layer has a smooth
2 surface.

1 40. The method of claim 37 wherein at least one of said first and second metal seed layers are
2 selected from the group consisting of copper, aluminum, gold, silver, tungsten and tantalum
3 nitride.

1 41. The method of claim 40 wherein said metal seed layers are deposited by a process
2 selected from the group consisting of PVD (Plasma Vapor Deposition), CVD (Chemical Vapor
3 Deposition), ALD (Atomic Layer Deposition), and ECP (Electro Chemical Process).

1 42. A method of forming the layout for an upper level of metallization in a semiconductor
2 with reduced damage to a lower level of metallization comprising the steps of:

3 providing a substrate having a surface, said surface including a top surface of said lower
4 level of metallization;

5 capping said lower level of metallization with a stop layer deposited to a thickness of less
6 than 300Å over said surface;

7 forming a patterned layer of dielectric over said etch stop layer according to a patterned
8 layer of resist on said dielectric layer, said patterned dielectric layer defining said layout for an
9 upper level of metallization, and said layout including at least one area where said etch stop layer
10 is exposed; and

11 removing said patterned resist and said exposed etch stop layer to expose, substantially
12 damage free, a portion of said top surface of said lower level of metallization.

1 43. A method of forming an upper level of metallization in a semiconductor device with
2 reduced damage to a lower level of metallization comprising the steps of:

3 providing a substrate having a top surface, said top surface defining said lower level of
4 metallization;

5 capping said lower level of metallization with a stop layer deposited to a thickness of less
6 than 300Å over said top surface;

7 depositing a layer of inter-metal dielectric (IMD) over said stop layer;

8 depositing and patterning a layer of resist to define a patterned mask over said layer of
9 IMD;
10 etching said layer of IMD to remove material according to said mask, said removed
11 material defining the layout for an upper level of metallization, and said layout including at least
12 one area where said layer of IMD is completely etched through to expose said stop layer;
13 removing said patterned resist and said exposed stop layer; and
14 filling said layout etched in said IMD layer with metal to form said upper layer of
15 metallization.